S. Haseena, “Hardware-Software Co-Design for Performance Optimization in Embedded Systems”, IJETCSIT, vol. 5, no. 2, pp. 25–32, Jun. 2024, doi: 10.63282/3050-9246.IJETCSIT-V5I2P103.