[1]
Narmada, “High-Performance Computing Architectures: Memory Hierarchy Optimization Strategi”, IJETCSIT, vol. 5, no. 1, pp. 11–20, Mar. 2024, doi: 10.63282/3050-9246.IJETCSIT-V5I1P102.