1.
Haseena S. Hardware-Software Co-Design for Performance Optimization in Embedded Systems. IJETCSIT. 2024;5(2):25-32. doi:10.63282/3050-9246.IJETCSIT-V5I2P103